


LAB # 04

INTRODUCTION TO XILINX ISE AND Spartan 6 BOARD

IMPLEMENTING MUX WITH SPARTAN 6



Spring 2024

CSE-308L Digital System Design Lab

Submitted by: **Shahzad Bangash**

Registration No: **21PWCSE1980**

Class Section: **C**

“On my honor, as student at University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work.”

Submitted to:

Engr. Shahzada Fahim Jan

March 24, 2024

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

Objectives of The Lab:

- Implementing 2x1 and 4x1 MUX on Spartan 6 board with dip switches and leds

Software Used:

- Xilinx ISE


Lab Tasks:

1. Develop a program to control on Board LED using on-board available switch.
2. Develop a program that implements a 2x1 multiplexer on the board. Connect the inputs to switches and output to led.
3. Develop a program that implements a 4x1 multiplexer on the board. Connect the inputs to switches and output to led.

Task 1:

Develop a program to control on Board LED using on-board available switch.

Xilinx ISE Software:





Verilog Code:

```
20 //////////////////////////////////////////////////
21 module Buf8(
22     OUT,IN
23 );
24     input [3:0] IN;
25     output [3:0] OUT;
26     assign OUT=IN;
27
28
29 endmodule
```

User constraints File (.ucf):

```
1
2 # PlanAhead Generated physical constraints
3
4 NET "IN[0]" LOC = F17;
5 NET "IN[1]" LOC = F18;
6 NET "IN[2]" LOC = E16;
7 NET "IN[3]" LOC = E18;
8 NET "OUT[0]" LOC = P15;
9 NET "OUT[1]" LOC = P16;
10 NET "OUT[2]" LOC = N15;
11 NET "OUT[3]" LOC = N16;
12
13 # PlanAhead Generated IO constraints
14
15 NET "IN[3]" PULLUP;
16 NET "IN[2]" PULLUP;
17 NET "IN[1]" PULLUP;
18 NET "IN[0]" PULLUP;
19 NET "OUT[3]" SLEW = FAST;
20 NET "OUT[2]" SLEW = FAST;
21 NET "OUT[1]" SLEW = FAST;
22 NET "OUT[0]" SLEW = FAST;
23
```


Practical Implementation:



Task 2:

Develop a program that implements a 2x1 multiplexer on the board. Connect the inputs to switches and output to led.

Xilinx ISE Software:




Verilog Code:

```
21 module mux2x1 (
22     I,S,O
23 );
24     input S;
25     input [1:0] I;
26     output O;
27     assign O = S?I[0]:I[1];
28
29 endmodule
```

User constraints File (.ucf):

```
1 |
2 # PlanAhead Generated physical constraints
3
4 NET "S" LOC = C18;
5 NET "I[0]" LOC = C17;
6 NET "I[1]" LOC = D17;
7 NET "O" LOC = P15;
8
9 # PlanAhead Generated IO constraints
10
11 NET "S" PULLUP;
12 NET "I[0]" PULLUP;
13 NET "I[1]" PULLUP;
14 NET "O" SLEW = FAST;
15
```


Practical Implementation:



Task 3:

Develop a program that implements a 4x1 multiplexer on the board. Connect the inputs to switches and output to led.

Xilinx ISE Software:



Verilog Code:

```
21 module mux4x1(
22     I,O,S
23 );
24     input [3:0]I;
25     input [1:0]S;
26     output O;
27     reg O;
28
29     always @(S or I)
30         case(S)
31             2'b00: O = I[0];
32             2'b01: O = I[1];
33             2'b10: O = I[2];
34             2'b11: O = I[3];
35         endcase
36
37 endmodule
38
```

User constraints File (.ucf):

```
1
2 # PlanAhead Generated IO constraints
3
4 NET "I[3]" PULLUP;
5 NET "I[2]" PULLUP;
6 NET "I[1]" PULLUP;
7 NET "I[0]" PULLUP;
8 NET "S[1]" PULLUP;
9 NET "S[0]" PULLUP;
10 NET "O" SLEW = FAST;
11
12 # PlanAhead Generated physical constraints
13
14 NET "I[3]" LOC = F17;
15 NET "I[2]" LOC = F18;
16 NET "I[1]" LOC = E16;
17 NET "I[0]" LOC = E18;
18 NET "S[1]" LOC = D18;
19 NET "S[0]" LOC = D17;
20 NET "O" LOC = P15;
21
```

Practical Implementation:

